Fanout Buffer (Distribution) , Zero Delay Buffer IC 133.3MHz 1 16-Soic (0.154", 3.90mm Width)

Product Details
Conductive Type: Unipolar Integrated Circuit
Integration: GSI
Technics: Semiconductor IC
Still deciding? Get samples of US$ 10/Piece
Request Sample
Manufacturer/Factory
Diamond Member Since 2022

Suppliers with verified business licenses

Audited Supplier

Audited by an independent third-party inspection agency

Management System Certification
ISO 9001
  • Fanout Buffer (Distribution) , Zero Delay Buffer IC 133.3MHz 1 16-Soic (0.154", 3.90mm Width)
  • Fanout Buffer (Distribution) , Zero Delay Buffer IC 133.3MHz 1 16-Soic (0.154", 3.90mm Width)
  • Fanout Buffer (Distribution) , Zero Delay Buffer IC 133.3MHz 1 16-Soic (0.154", 3.90mm Width)
  • Fanout Buffer (Distribution) , Zero Delay Buffer IC 133.3MHz 1 16-Soic (0.154", 3.90mm Width)
  • Fanout Buffer (Distribution) , Zero Delay Buffer IC 133.3MHz 1 16-Soic (0.154", 3.90mm Width)
  • Fanout Buffer (Distribution) , Zero Delay Buffer IC 133.3MHz 1 16-Soic (0.154", 3.90mm Width)
Find Similar Products

Basic Info.

Model NO.
CY2308SXC-2
shape
Surface Mount
Transport Package
Carton
Specification
10*10*10cm
Trademark
FT
Origin
China
HS Code
85416000
Production Capacity
100000

Product Description

Description

The CY2308 is a 3.3 V Zero Delay Buffer designed to distribute high speed clocks in PC, workstation, datacom, telecom, and other high performance applications. The part has an on-chip PLL that locks to an input clock presented on the REF pin. The PLL feedback is driven from external FBK pin, so user has flexibility to choose any one of the outputs as feedback input and connect it to FBK pin. The input-to-output skew is less than 250 ps and output-to-output skew is less than 200 ps.
The CY2308 has two banks of four outputs each that is controlled by the select inputs as shown in the table Select Input Decoding on page 3. If all output clocks are not required, Bank B is three-stated. The input clock is directly applied to the output for chip and system testing purposes by the select inputs. The CY2308 PLL enters a power down state when there are no rising edges on the REF input. In this mode, all outputs are three-stated and the PLL is turned off resulting in less than 25 A of current draw. T

Fanout Buffer (Distribution) , Zero Delay Buffer IC 133.3MHz 1 16-Soic (0.154", 3.90mm Width)Fanout Buffer (Distribution) , Zero Delay Buffer IC 133.3MHz 1 16-Soic (0.154", 3.90mm Width)Fanout Buffer (Distribution) , Zero Delay Buffer IC 133.3MHz 1 16-Soic (0.154", 3.90mm Width)Fanout Buffer (Distribution) , Zero Delay Buffer IC 133.3MHz 1 16-Soic (0.154", 3.90mm Width)Fanout Buffer (Distribution) , Zero Delay Buffer IC 133.3MHz 1 16-Soic (0.154", 3.90mm Width)

Fanout Buffer (Distribution) , Zero Delay Buffer IC 133.3MHz 1 16-Soic (0.154", 3.90mm Width)

Send your message to this supplier

*From:
*To:
*Message:

Enter between 20 to 4,000 characters.

This is not what you are looking for? Post a Sourcing Request Now
Contact Supplier